

### Daffodil International University Dhaka, Bangladesh

### STUDY OF THE CHARACTERISTICS AND NON-IDEAL EFFECTS OF MOSFET AND JFET

This thesis has been submitted to the Department of Electrical and Electronic Engineering in partial fulfillment of the requirement for the degree of Bachelor of Science in Electrical and Electronic Engineering.

Submitted by

## Md. Rashed Ahmed ID: 15-33-194 Department of EEE

Md. Sakir Ahmed

ID: 15-33-204 Department of EEE

Supervised by

**S.M. EnamulHoqueYousuf** Lecturer, Department of EEE Daffodil International University.

**Department of Electrical and Electronic Engineering** 

# STUDY OF THE CHARACTERISTICS AND NON-IDEAL EFFECTS OF MOSFET AND JFET

A Thesis Presented to the Academic Faculty

By

# Md. Rashed Ahmed ID: 152-33-194 Department of EEE Daffodil International University

Md. Sakir Ahmed ID: 152-33-204 Department of EEE Daffodil International University

In Partial Fulfillment of the Requirement for the Degree of Bachelor of Science in Electrical and Electronic Engineering.

# APPROVAL

This Thesis titled "STUDY OF THE CHARACTERISTICS AND NON-IDEAL EFFECTS OF MOSFET AND JFET" submitted by Md. Rashed Ahmed and Md. Sakir Ahmedto the Department of Electrical and Electronic Engineering, Daffodil International University, has been found as satisfactory and accepted for the partial fulfillment of the requirement for the degree of Bachelor of Science in Electrical and Electronic Engineering.

Board of Examiners:

# DECLARATION

We hereby declare that this thesis is based on the result found by ourselves. The materials of work found by other researchers are mentioned by reference. This thesis is submitted to Daffodil International University for partial fulfillment of the requirement of the degree of B.Sc. in Electrical and Electronics Engineering. This thesis neither in whole nor in part has been previously submitted for any degree.

#### Supervised by

## Submitted by

S.M. EnamulHoqueYousuf Lecturer **Department of EEE** Daffodil International University Md. Rashed Ahmed ID: 152-33-194

Md. Sakir Ahmed ID: 152-33-204

# ACKNOWLEDGEMENTS

We express our sincere gratitude and indebtedness to the thesis supervisor Lecturer S.M. EnamulHoqueYousuf, Department of Electrical and Electronic Engineering, Daffodil International University (DIU), Dhaka, Bangladesh for his cordial encouragement, guidance and valuable suggestions at all stages of this thesis work.

We express our thankfulness to Prof. Dr. M. ShamsulAlam, Honorable Dean of the Faculty of Engineering, and Daffodil International University (DIU) for providing us with best facilities in the Department and his timely suggestions.

We would also like to thank Prof. Dr. Md. ShahidUllah, Head of the Department of Electrical and Electronic Engineering, Daffodil International University (DIU), Dhaka, Bangladesh and Md. AshrafulHaque, Assitance Professor, Department of Electrical and Electronic Engineering, Daffodil International University (DIU), Dhaka, Bangladesh, for their important guidance and suggestions in our work.

Last but not least we would like to thank all of our friends and well-wishers who were involved directly or indirectly in successful completion of the present work.

# **Table of Content**

APPROVAL	III
DECLARATION	IV
ACKNOWLEDGEMENTS	V
ABSTRACT	X
CHAPTER 1	1
MOSFET (METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR)	1
1.1 INTRODUCTION	
1.2 MOSFET STRUCTURE	
1.2 Types of Mosfet	
1.2.1 Enhancement Type MOSFET	
1.2.1.1 Types of Enhancement MOSFETs	
N Channel Enhancement Type MOSFETs	
1.2.2 Depletion Type MOSFET	6
1.2.2.1 Types of Depletion MOSFETs	6
1.3 P-type Semiconductorsubstrate	7
1.3.1 Energy-Band Diagrams with p-type substrate	7
1.4 THE MOS CAPACITOR WITH AN N-TYPE SUBSTRATE	9
1.4.1 Energy-Band Diagrams with n-type substrate	9
1.5 Threshold Voltage F	
1.6 CAPACITANCE-VOLTAGE CHARACTERISTICS	13
1.6.1 Ideal C–V Characteristics	
1.70rigin of Subthreshold CMOS	17
1.7.1 Advantages	
CHAPTER 2	21
THE JUNCTION FIELD-EFFECT TRANSISTOR	21
2.1 History	
2.2 Junction Field Effect Transistor	
2.2.1 JFET Concept	
2.2.2 Basic pn JFET Operation F	
2.3 JFET CHARACTERISTICS AND THE TRANSCONDUCTANCE MODEL	
2.3.1 Attributes OF JFET	
2.3.2 Output or drain Attribute	
2.3.3 Transfer Characteristic of JFET	
2.4 Junction FET as Switch	
2.5 JFET CHANNEL PINCH-OFF	
2.6 N-CHANNEL JFET	
2.7 P-CHANNEL JUNCTION EFT	
2.8 BIASING OF JUNCTION FET	

2.9 Operation of Junction FET	
2.10 IDEAL DC CURRENT–VOLTAGE RELATIONSHIP—DEPLETION MODE JFET	
2.11 VELOCITY SATURATION EFFECTS	
2.12 Subthreshold and Gate Current Effects F	
2.13 BENEFITS AND BAD MARKS OF JFETS	
CHAPTER 3	16
CHAPTER 5	
CONCLUSION	

# List of Figure

Figure 1.1: Basic MOS capacitor structure	2
Figure 1.2 :Types of MOSFET	2
Figure 1.3: n-channel enhancement type mosfet	4
Figure 1.4 : p-channel enhancement type mosfet	5
Figure 1.5 : P Channel Depletion Type MOSFETs	6
Figure 1.6:Aequivalent MOS capacitor with a negative gate bias viewing the electric field and charge flow	
Figure 1.7:The energy-band diagram of a MOS capacitor with a p-type substrate for a negative gate bia Figure 1.8:The energy-band diagram of a MOS capacitor with a p-type substrate for a reasonable positi gate bias.	ve
Figure 1.9:The energy-band diagram of the MOS capacitor with a p-type substrate for a "large" positive gate bias.	
Figure 1.10: The MOS capacitor with an n-type substrate for a positive gate bias	
Figure 1.11: The energy-band diagram of the MOS capacitor with an n-type substrate for a positive gate bias.	e
Figure1.12:The energy-band diagram of the MOS capacitor with an n-type substrate for a reasonable negative bias	10
Figure 1.13: The energy-band diagram of the MOS capacitor with an n-type substrate for a "large" negative gate bias.	
Figure 1.14: Charge distribution in a MOS capacitor with a P-type substrate by the threshold inversion point	
Figure1.15: Energy-band diagram during the MOS configuration with a positive useful gate bias Figure1.16: Threshold voltage of an N-channel MOSFET vs the P-type substrate doping absorption for different values of oxide attentivecharge	12
Figure 1.17 :(a) Energy-band diagram during a MOS capacitor for the accumulation type. (b) Differentia charge supply at accumulation for a differential change in gate voltage.	al
Figure1.18: (a) Energy-band diagram during a MOS capacitor for the depletion type. (b) Differential charge supply at depletion for a differential change in gate voltage	
Figure 1.19:(a) Energy-band diagram during a MOS capacitor for the inversion type. (b) Differential charge supply at inversion for a low-frequency differential change in gate voltage	
Figure 1.20: Ideal low-frequency capacitance vs gate voltage of a MOS capacitor with a P-type substrate	<b>.</b>
Figure 1.21: Early dimension of the $l_D(V_{GS})$ characteristics of a P-channel metal-gate MOS transistor .[:	5]
Figure 1.22: CMOS inverter	18
Figure 1.23: Quadratic development of whole power with an increase of $V_D$	
Figure 2.1: JFET	
Figure 2.2: Cross section of a symmetrical.	
Figure 2.3:Gate to channel space charge regions and I–V characteristics for minor V <sub>DS</sub> values and for (a) Zero gate voltage, (b) Small opposite biased gate voltage, and (c) A gate voltage to achieve	
pinchoff	24

Figure 2.4: Gate to channel space charge regions and I-V characteristics for zero gate voltage and	for
(a)A small drain voltage, (b)A larger drain voltage, and (c)A drain voltage to achieve pinchof	f at
the drain terminal	25
Figure 2.5: Expanded perspective on the space charge area in the channel for $V_{DS} > V_{DS}(sat)$	26
Figure 2.6: SimpleJFET	26
Figure 2.7: Transconductance JFET	27
Figure 2.8: JFET Gate Transfer CharacteristicFigure 2.9: JFET Output Characteristic	27
Figure 2.10 :Drain Characteristics of JFET	28
Figure 2.11: Outside Bias Characteristic of Junction FET	30
Figure 2.12: Transfer Characteristicsof JFET	31
Figure 2.13: Geometry-of-JFET	32
Figure 2.14: Channel to sorce voltage	
Figure 2.15: JFET Switch	34
Figure 2.16: JFET Channel Pinch-off	34
Figure 2.17: JFET Model	35
Figure 2.18: Output characteristic V-I curve of a classic JFET	36
Figure 2.19: N-Chanel Junction FET	38
Figure 2.20: P-Channel JEFT	
Figure 2.21: Biasing of JFET	
Figure 2.22: Activity of Intersection Field Effect Transistor	41
Figure 2.23: Cross segment of JFET indicating carrier velocity and space charge width saturation effe	
	42
Figure 2.24: Normalized I <sub>D</sub> versus V <sub>DS</sub> plots for a constant mobility and field-dependent mobility	43
Figure 2.25 Experimental and theoritacal ID versus VGS characteristics of an enhancement mode JFE	ET 44

# List of Table

Table 1.1. Power for different voltages of the CMOS inverter. ------ 19

## ABSTRACT

In this article, we study Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) and Junction Field-Effect Transistor (JFET). The fundamental physics and characteristics of MOSFET and JFET have been considered. In Chapter 1, we discussed MOSFET structure, energy band diagram with p-type and n-type substrate, threshold voltage, Origin of Subthreshold CMOS Design and Capacitance-Voltage Characteristics. Both the N-channel and p-channel MOSFET with enhancement mode and depletion mode were described. We have considered the ideal C-V characteristics of the MOS capacitor and deviations that occur from these idealized results in practical situations. There are three operating conditions of interest in the MOS capacitor: accumulation, depletion, and inversion.Subthreshold region is defined as when the supply voltage is less than the device threshold voltage. The energy saving and operation of the subthreshold circuit is demonstrated, and its advantages are discussed here. In chapter 2, we discussed JFET characteristics, the transconductance model, JFET as switch, JFET channel pinched-off, N-channel, and p-channel JFET, biasing of JFET, operation of JFET, ideal dc current-voltage relationship-depletion mode JFET, velocity saturation effects, subthreshold, and gate current effects. This three-terminal semiconductor device can be electronically used as controlled switches, amplifiers, or voltage-controlled resistors. The JFET may wear out if the gate is positively biased. Three non-ideal effects, such as channel-length modulation, velocity saturation, and subthreshold current are considered. Each of these effects changes the ideal current-voltage relationship.

## **CHAPTER 1**

# **MOSFET (Metal–Oxide–Semiconductor Field-Effect Transistor)**

## **1.1 INTRODUCTION**

The metal-oxide-semiconductor field-impact transistor (MOSFET) is the most-significant gadget for front line high-thickness coordinated circuits, for example, microprocessors and semiconductor recollections. It is additionally turning into a significant power gadget. The gadget has three terminals comprising of a source, gate and drain.Theprin-ciple of the surface field-impact transistor was first proposed in the mid 1930s by Lilienfeld and HeiL.[2] The single-crossing point semiconductor contraptions that we have considered, including the pn homojunction diode, can be used to make changing current–voltage attributes and to outline electronic trading circuits. The transistor is a multijunction semiconductor device that, identified with other circuit segments, is prepared for current increment, voltage expansion, and sign power gain. The Metal–Oxide–Semiconductor Field-Effect Transistor (MOSFET) is one of two noteworthy sorts of transistors. [1]The major material science of the MOSFET and the pchannel MOSFET, can be created. Electronic circuit configuration turns out to be exceptionally flexible when the two kinds of gadgets are utilized in a similar circuit. These circuits are alluded to as correlative MOS (CMOS) circuits.

### **1.2 MOSFET STRUCTURE**

The focal point of the MOSFET is the MOS capacitor appeared in Figure 1.1. The metal might be aluminum or some other kind of metal, regardless of the way that an extraordinary piece of the time, it is incredibly a high-conductivity polycrystalline silicon that has been gotten a gooddeal on the oxide; regardless, the term metal is regularly still utilized.




Figure 1.1: Basic MOS capacitor structure.

## 1.2 TypesofMosfet

The mosfetcan be classified into two types there are-

- Enhancement Type MOSFET
- Depletion Type MOSFETs




Figure 1.2 :Types of MOSFET.

## **1.2.1 Enhancement Type MOSFET**

In this mode, there is no conduction at zero voltage which translates it is shut or "OFF" as normal as there is no present channel. Right when the gate voltage is broadened more than the source voltage, the charge transporters (openings) moves away leaving the electrons and as necessities be an undeniably expansive channel is manufactured up.[3]


The gate voltage is genuinely contrasting with the current for example as the gate voltage amasses the present growthes and the an alternate way.

#### **1.2.1.1 Types of Enhancement MOSFETs**

The Enhancement MOSFETs can be classified into two types depending upon the type of doped substrate (n-type or p-type) used.

- ✤ N Channel Enhancement Type MOSFETs
- P Channel Enhancement Type MOSFETs

N Channel Enhancement Type MOSFETs




# N Channel Enhancement Mode MOSFET

Figure 1.3: n-channel enhancement type mosfet.

- N-channel have electrons as larger phase transporters.
- The linked gate voltage is positive to turn "ON" the gadget.
- It has lower attribute capacitance and littler intersection zones because of the high versatility of electrons which makes it to work at excessive exchanging rates.
- It carries decidedly charged contaminants which makes the N-channel MOSFETs to turn on rashly.
- Channel opposition is low contrasted with P-type.

## P Channel Enhancement Type MOSFET



# P Channel Enhancement Mode MOSFET

Figure 1.4 : p-channel enhancement type mosfet.

• A softly doped N-type substrate shapes the physique of the system and the source and channel are vigorously doped with P-type polluting influences.

• P-channel have gaps as lion's share transporters.

• It has greater intrinsic capacitance and versatility of openings is low which makes it to work at low changing pace contrasted with N-type.

- The connected gate voltage is negative to turn "ON" the gadget.
- Channel opposition is greater contrasted with N-type.

## **1.2.2 Depletion Type MOSFET**

In this sort, the channel is now settled and it is apparent that the conduction happens even at zero voltage and it is open or "ON" as a matter of course.

The gate voltage is conversely relative to the current for example as the gate voltage expands the present declines.

### **1.2.2.1 Types of Depletion MOSFETs**

The Depletion MOSFETs can be classified into two types depending upon the type of doped substrate (n-type or p-type) used.

- 1. N Channel Depletion Type MOSFET
- 2. P Channel Depletion Type MOSFET

### **P** Channel Depletion Type MOSFETs




Figure 1.5 : P Channel Depletion Type MOSFETs.

- The N-type semiconductor frames the substrate and the source and channel are intensely doped with N-type polluting influences.
- The applied gate voltage is positive.
- The channel is drained of its free holes.

©Daffodil International University

### **1.3 P-type Semiconductorsubstrate**

Figure 1.6 shows a MOS capacitor with a p-type semiconductor substrate. The negative voltage with respect to the semiconductor substrate is at top metal gate. From the case of the parallelplate capacitor, we can see that a negative charge will exist on the top metal plate and an electric field will be influenced with the bearing appeared in the figure. In case the electric field were to penetrate into the semiconductor, the majority carrier holes would encounter a power toward the oxide–semiconductor interface.




Figure 1.6:Aequivalent MOS capacitor with a negative gate bias viewing the electric field and charge flow.

### **1.3.1 Energy-Band Diagrams with p-type substrate**




Figure 1.7:The energy-band diagram of a MOS capacitor with a p-type substrate for a negative gate bias.

Here the figure 1.7 shows the energy band outline for the circumstance when a negative tendency is associated with the gate. The valence-band frame is near to the Fermi level at the oxide semiconductor framein mass material, which recommends that there is aaccumulation of openings. The semiconductor surface emits an impression of being more p-type than the mass material. The Fermi level is a reliable in the semiconductor since the MOS framework is in warm harmony and there is no present through the oxide.






Figure 1.8:The energy-band diagram of a MOS capacitor with a p-type substrate for a reasonable positive gate bias.

The energy band graph shows the figure 1.8 when a positive voltahe associated with the gate of the MOS sustem. The conduction-and valence-band edges wind as showed up in the figure, demonstrating a space charge area like that a pn intersection. The conduction band and characteristic Fermi levels draw near to the Fermi level.





Presently think the situation while a still more promient positive voltage is related with the top metal gate of the MOS capacitor. A greater MOS capacitor in the negative charge proposes a greater impelled space charge area and more band bowing. Figure 1.9 shows the intrinsic Fermi level at the surface is presently underneath the Fermi level. The conduction band at the surface is as of now close to the Fermi level, however the valence band is close to the Fermi level in the bulk semiconductor. This outcome derives that the surface in the semiconductor connecting the

oxide–semiconductor interface is n type. By applying a sufficiently huge positive gate voltage, we have changed the outside of the semiconductor from a p-type to a n-type semiconductor. We have made a electrons of inversion layer at the oxide–semiconductor interface.

### 1.4 The MOS capacitor with an n-type substrate




Figure 1.10: The MOS capacitor with an n-type substrate for a positive gate bias .

Figure 1.10 shows the positive voltage associated the MOS capacitor with a top gate terminal. The top gate and an electric field is incited with the course appeared a positive charge exists up in the figure. A accumulation layer of electrons will be started in the n-type substrate.

### **1.4.1 Energy-Band Diagrams with n-type substrate**




Figure 1.11: The energy-band diagram of the MOS capacitor with an n-type substrate for a positive gate bias.

The energy band graph for this MOS capacitor with the n-type substrate are showed up in Figure 1.11demonstrates the situation when a positive voltage is related with the gate and a gathering layer of electrons is shaped.




Figure 1.12: The energy-band diagram of the MOS capacitor with an n-type substrate for a reasonable negative bias .

When a negative voltage is connected o the gate shows the Figure 1.12. The conduction band and valence band by and by curve upward exhibiting that a space charge region has been incited in the n-type substrate.




Figure 1.13: The energy-band diagram of the MOS capacitor with an n-type substrate for a "large" negative gate bias.

Figure 1.13 shows the imperativeness bunches when a more noteworthy negative voltage is related with the gate. The conduction band and valence band are bended broadly more and the trademark Fermi level has moved over the Fermi level. The valence band at the surface at present near the Fermi level, while the conduction band near the Fermi level in mass semiconductor. This outcome suggests the semiconductor face abutting is p type. By applying a sufficiently gigantic MOS capacitor the negative voltage of the gate, the semiconductor surface

has been turned around from n type to p type. A reversal layer of opening has been provoked at the oxide–semiconductor interface.

#### **1.5 Threshold Voltage**

The threshold voltage V = VT, comparing to the beginning of the strong inversin, is a standout amongst the most significant parameters describing metal-encasing semiconductor gadgets. The threshold reversal point, thus, is defined as the condition when the surface potential is for the ptype  $\phi_S = 2\phi_{fp}$  semiconductor and for the n-typesemiconductor.  $\phi_S = 2\phi_{fn}$  The threshold voltage will be inferred as far as the electrical and geometrical properties of the MOS capacitor. The charge of the free bearers instigated at the encasing semiconductor interface is still small contrasted with the charge in the deplation layer. Figure 1.14 demonstrates the charge circulation through the MOS gadget at the threshold reversal point for a p-type semiconductor substrate. The space charge width has achieved its most extreme worth.

 $Q'_{mT} + Q'_{ss} = |Q'_{SD}(\max)|$ 

$$\left|Q_{SD}'(\max)\right| = eN_a x_{dT}$$





Figure 1.14: Charge distribution in a MOS capacitor with a P-type substrate by the threshold inversion point.

Figure 1.15 shows is the vitality band diagram of the MOS structure with an associated positive gate voltage. We notice, the associated gatevoltage will change the voltage over the oxide and will adjust the face potential.

$$V_G = \Delta V_{\mathrm{ox}} + \Delta \phi_s = V_{\mathrm{ox}} + \phi_s + \phi_{ms}$$





We can define  $V_G=V_{TN}$ , where  $V_{TN}$  is the threshold voltage that makes the electron inversion layer charge. The surface potential is

$$V_{TN} = V_{\text{ox}T} + 2\phi_{fp} + \phi_{ms}$$

The voltage V<sub>oxT</sub> can be identified with the charge on the metal and to the oxide capacitance by

$$V_{\text{ox}T} = \frac{Q'_{mT}}{C_{\text{ox}}}$$

Where again Cox is the oxide capacitance per unit area.

$$V_{\text{ox}T} = \frac{Q'_{mT}}{C_{\text{ox}}} = \frac{1}{C_{\text{ox}}} \left( \left| Q'_{SD} \left( \max \right) \right| - Q'_{ss} \right)$$

Finnal equation the threshold voltage can be composed as

$$V_{TN} = \frac{|Q'_{SD} (\max)|}{C_{\text{ox}}} - \frac{Q'_{ss}}{C_{\text{ox}}} + \phi_{ms} + 2\phi_{fp}$$




Figure1.16: Threshold voltage of an N-channel MOSFET vs the P-type substrate doping absorption for different values of oxide attentivecharge.

Figure 1.16 is a plot of the threshold voltage VTN as a segment of the acceptor doping community for different positive oxide charge respects. We may see that the p-type semiconductor must be sensibly genuinely doped so as to get an improvement mode contraption. The past deduction of the threshold voltage expected a p-type semiconductor substrate. A practically identical kind of enlistment ought to be possible with a n-type semiconductor substrate, where a negative gate voltage can influence a inversion layer of openings at the oxide semiconductor interface.

#### **1.6 CAPACITANCE–VOLTAGE CHARACTERISTICS**


A lot of data concerning the MOS gadget and the oxide semiconductor interface can be acquired from the C-V characteristic of the gadget. The capacitance of a gadget is defined as


$$C = \frac{dQ}{dV}$$

Here, dQ is the differential change in charge and dV of the differential change in voltage over the capacitance.

### 1.6.1 Ideal C–V Characteristics


First we will think about the perfect C-V characteristic of the MOS capacitor with after that talk about a portion of the deviations that happen from this idealized result. There are three working states of enthusiasm for the MOS capacitor: accumulation, depletion, and inversion.





When a negative voltage is connected to the gate with the p type mos capacitor shown in Figure 1.17a, total layer of openings in the semiconductor at the oxide–semiconductor interface. Voltage over the MOS structure will cause a small differential change in control on the gate and besides in the opening collection charge, as appeared in Figure 1.17b. The differential changes in control thickness happen at the limits of the oxide, as in a parallel plate capacitor.

$$C'(\mathrm{acc}) = C_{\mathrm{ox}} = \frac{\epsilon_{\mathrm{ox}}}{t_{\mathrm{ox}}}$$



(b)

Figure 1.18: (a) Energy-band diagram during a MOS capacitor for the depletion type. (b) Differential charge supply at depletion for a differential change in gate voltage.

Figure 1.18a demonstrates the MOS gadget of the energy band diagram when a small positive voltage is associated with the gate, impelling a space charge locale in the semiconductor; Figure 1.18b demonstrates the blame transport during the contraption for this condition. The oxide-capacitance of the exhaustion locale are in arrangement will cause A differential change in the space charge width will cause A small differential change in voltage. The differentiating changes in control densities are appeared in the figure. The all capacitor are series combination is

$$\frac{1}{C'(\text{depl})} = \frac{1}{C_{\text{ox}}} + \frac{1}{C'_{SD}}$$

$$C'(\text{depl}) = \frac{C_{\text{ox}}C'_{SD}}{C_{\text{ox}} + C'_{SD}}$$

$$C'(\text{depl}) = \frac{C_{\text{ox}}}{1 + \frac{C_{\text{ox}}}{C'_{SD}}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}} + \left(\frac{\epsilon_{\text{ox}}}{\epsilon_{s}}\right) x_{d}}$$

As the space charge width increases, the total capacitance C (depl) decreases.

\*OX




Figure 1.19:(a) Energy-band diagram during a MOS capacitor for the inversion type. (b) Differential charge supply at inversion for a low-frequency differential change in gate voltage.

Figure 1.19a demonstrates the energy band of this MOS gadget for the inversion state. In the perfect case, a touch of immovable change in the voltage over the MOS capacitor will cause a differential change in the inversion layer charge thickness. The space charge width not change. In the event that the inversion layer charge can react to the change in capacitor voltage as showed up in Figure 1.19b, by the capacitance is again simply the oxide-capacitance, or




Figure 1.20:Ideal low-frequency capacitance vs gate voltage of a MOS capacitor with a P-type substrate.

Figure 1.20 shows the ideal capacitance versus gate voltage, or C–V, attributes of the MOS capacitor with a p-type substrate. The three dashed segments identify with the three sections Cox, C  $_{SD}$ , and C min. The solid curve is the ideal net capacitance of the MOS capacitor. Moderate inversion, which is appeared in the figure, is the advancement territory between the minute that simply the space blame thickness changes for gate voltage and when simply the inversion blame thickness changes for gate voltage. The flat band condition happens between the accumulation and exhaustion conditions.

$$C_{FB}' = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}} + \left(\frac{\epsilon_{\text{ox}}}{\epsilon_{s}}\right) \sqrt{\left(\frac{kT}{e}\right) \left(\frac{\epsilon_{s}}{eN_{a}}\right)}}$$

#### 1.7Origin of Subthreshold CMOS

Despite the fact that the fragile inversion region have been ignored for an impressive period of time, the need to control the power usage of the electronic watch drew the idea of the propelled arrangement network.[4] While current equipment still strongly work in a super cutoff region, or a determinedly vexed region, on account of their introduction subtleties, a couple of devices that anticipate that low should ultra-low power use or have a low activity factor are ideal devices to work in the subthreshold or close edge region.

Watchmaker's Electronic Center initially begun its structure in bipolar innovation and after that changed to CMOS development. In the wake of depicting MOS transistors at a low channel current measurement, they displayed that the channel current exponentially depends upon the gate voltage (Vgs) as showed up in Figure underneath.




Figure 1.21: Early dimension of the  $l_D(V_{GS})$  characteristics of a P-channel metal-gate MOS transistor .[5]

## 1.7.1 Advantages

The power saving of the subthreshold circuit arrangement has been attempted through the fundamental CMOS inverter. The CMOS inverter was organized in Coach Illustrations Plan Engineering in the wake of getting the Verilog netlist coordinated on Leonardo Range using TSMC 0.18  $\mu$ m advancement with streamlining for deferment. By then, the action was had a go at using HSPICE by creating the trade work and watching the yield in EZWAVE.

						VDD			
						. 🔶	·		
					M2_2,	La 19.			
					M2_2 PCH	L=1.8u			
					-9	NEI			
					· · · ·				
	>							→ □ > 0	літ
· IN 🖸	>								)UT
· IN 🖸	>				ман				)UT
· IN ⊡	· ·	· ·	· ·		M2_1 NCH	Х±0.18ц L=1.8u		C3_1 20FF	TUC
· IN -	>	 	· ·		M2_1 NCH	L=1.8u	· · ·	C3_1 20PF	)UT
· IN :	· · ·	· · ·	· · ·	· · ·	M2_1 NCH			C3_1 20FF	)UT
· IN · ·	· · ·	· · ·	· · ·	· · ·	M2_1 NCH	L=1.8u		C3_1 20FF	UT
· IN · ·	· · ·	· · ·	· · ·	· · ·	M2_1 NCH	L=1.8u		C3_1 20FF	UT · · ·
· IN · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	<ul> <li>.</li> <li>.&lt;</li></ul>	· · · · · · · · · · · · · · · · · · ·	· · ·	M2_1 NCH	L=1.8u		C3_1 20FF	UT  
· IN · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	<ul> <li>.</li> <li>.</li></ul>	<ul> <li>.</li> <li>.&lt;</li></ul>	· · ·	M2_1 NCH	L=1.8u		C3_1 20FF	UT   

Figure 1.22: CMOS inverter.

The DC examination is seemed Table 1.1. As the supply voltage lessens, the power use reduces out and out while the concede increases. Since the supply voltage quadratic allyimpacts the

dynamic (advancing) control as showed up in Figure 1.23, the sub limit circuit arrangement diminishes the general power by reducing the dynamic power quadratic partner. Further, in light of the way that the dynamic power makes the most out of the full scale control usage, diminishing the dynamic power is practical. Moreover, the CMOS circuit works adequately under an assortment of timing, supply voltage, temperature, and technique, while it is, regardless, logically powerless against the assortments.

Supply Voltage (V)	Total Power (pW)
0.1	0.01
0.2	0.08
0.3	0.18
0.4	0.32
0.5	0.50
0.6	0.72
0.7	0.98
0.8	1.28
0.9	1.60
1.0	2.00
1.5	4.50
2.0	8.00
2.5	12.00
3.0	18.00
3.5	24.00
4.0	32.00
4.5	40.00
5.0	50.00

Table1.1. Power for different voltages of the CMOS inverter.




Figure 1.23: Quadratic development of whole power with an increase of  $V_D$ 

# **CHAPTER 2**

# **The Junction Field-Effect Transistor**

### 2.1 History

A development of FET like contraptions was approved byJulius Lilienfeld during the 1930s. Regardless, materials science and creation improvement would require various significant lots of advances before FET could genuinely be made.

JFET was primary approved by Heinrich Welker in 1945.<sup>[6]</sup> During 1940s, specialists John Bardeen, Walter Houser Brattain, and William Shockley were attempting to manufacture a FET, yet tumbled in their emphasized endeavors to make a FET. They found the point-contact transistor over the scope of attempting to analyze the purposes for their slip-up. Following Shockley's theoreticaction on JFET in 1952 the central working JFET was ready in 1953 by George F. Dacey and Ian M. Ross.<sup>[7]</sup> Japanese draftsmen Jun-ichiNishizawa and Y. Watanabe related with a patent for a comparative contraption in 1950 named Static enlistment transistor (SIT). The SIT is a kind of JFET with a short channel length.<sup>[7]</sup>

### 2.2 Junction Field Effect Transistor




Figure 2.1: JFET.

The crossing point field impact transistor is a victor among the most clear transistors since the crucial viewpoint. It is a voltage well-ordered semiconductor device. The electric stream is passed on by single a solitary kind of transporters. Thusly, it is a unipolar device.It takesgreat data electrical hindrance.JunctionFET incorporates a doped Si(silicon) bar. There areohmic contacts the two fruitions of the bar and semiconductor intersection point on it's different wings. In the event that the semiconductor slab is Ntype, the different wings of the bar are vivaciously doped P-type dirtying effects and this is identified as Nwith

channel JunctionFET. On the other side if the semiconductor bar is P-type, the various wings of the bar is energetically doped with N-type corruptions and this is identified as P-channel JunctionFET.Exactly when a voltage isassociated among the two finishes an electric stream which is passed on by the greater part bearers of the slab streams beside the distance of the bar.

There are a couple of stations in JunctionFET. The stationover which the greater part transport enters the slab and the stationover which they consent are identified as source(S) and channel (D) autonomously. The genuinely doped zone on the other handis identified as the gate(G).

In crossing point field sway transistor, the convergence is a turnaround uneven. Therefore, fatigue regions structure, which stretch out to the slab. By varyinggate to basis voltage, the wearinesssize can be orderly. Along these lines, the convincing cross sector an zonereduced with extending opposite inclination. Along these lines, the channel electric stream is a component of the gate to the basis voltage:


By and by days JunctionFET is obsolete. It's candidates are restricted to circuit plan. Where it might be used a speaker and as a controltogether.

### 2.2.1 JFET Concept

The idea of the field-impact wonder was the reason for the first proposed strong state transistor. Licenses fi drove during the 1930s imagined and examined the transistor appeared in figure 13.1. A voltage connected to the metal plate regulated the conductance of the semiconductor under the metal and controlled the current between the ohmic contacts. Great semiconductor materials and preparing innovation were not accessible around then, so the gadget was not truly considered again until the 1950s. The marvel of regulating the conductance of a semiconductor by an electric field connected opposite to the outside of a semiconductor is called field impact. This sort of transistor has additionally been known as the unipolar transistor, to stress that just a single kind of bearer, the dominant part transporter, is associated with the activity. We will subjectively examine the essential activity of the two kinds of JFETs in this area, and present a portion of the JFET phrasing.

### 2.2.2 Basic pn JFET Operation

The first sort of field-impact transistor is the pn intersection field-impact transistor. A simplified cross-area of a regular gadget is appeared in Figure 2.2. The n district among the two p locales is known as the channel and, in this N-channel gadget, larger part transporter electrons flow between the source and channel terminals. The source is the terminal from which transporters enter the channel from the outside circuit, the channel is where bearers leave, or are depleted



from, the gadget, and the gate is the control terminal. The two gatestations appeared in Figure 2.2 are integrated to frame a solitary gate association. Since dominant part transporter electrons are fundamentally engaged with the conduction in this N-channel transistor, the JFET is a greater part bearer gadget.

A corresponding p-channel JFET can likewise be created in which the p and n areas are turned around from individuals of the n-channel gadget. Openings will flow in the p-type channel among source and channel and the source terminal will currently be the wellspring of the gaps. The present course and voltage separations in the P-channel JunctionFET are the switch of those in the n-channel gadget. The P-channel JunctionFET is commonly a lesser recurrence gadget than the n-channelJunctionFET because of the minor opening versatility.

Figure 2.3a demonstrates an n-channel pn JunctionFET with nil volts connected to the gate. In the event that the basis is at ground prospective, and if a little positive channel voltage is connected, a channel current  $I_D$  is delivered among the basis and channel stations. The n-channel

Figure 2.2: Cross section of a symmetrical.

is basically an opposition so the  $I_D$  versus  $V_{DS}$  trademark, for little  $V_{DS}$  esteems, is around straight, as appeared in the figure. When we apply a voltage to the gate of a p-n JunctionFET

regarding the source and station, we change the channel conductance. In the event that a destructive voltage is connected to the gate of the n direct pn JunctionFET appeared in figure 2.3, the gate to-channel pn intersection winds up turn around one-sided. The space charge locale currently augments so the channel area progresses toward becoming smaller and the obstruction of the n channel increments. The inclination of the I<sub>D</sub> versus V<sub>DS</sub> twist, for little V<sub>DS</sub>, lessens. These effects are showed up in figure 2.3b. On the off chance that a bigger destructivegate voltage is connected, the situation appeared in figure 2.3c be able to accomplished. The switch one-sided gate to channel planetary charge district has totally filled the channel locale. This condition is known as pinchoff. The channel terminals. Figure 2.3c demonstrates the I<sub>D</sub> versus V<sub>DS</sub> bend for this case, just as the other two cases. This gadget is an ordinarily happening or exhaustion type gadget, which implies that a voltage necessitystay connected to the gatestation to kill the gadget. Presently deliberate the circumstance where the gatepower is held at nil volts, V<sub>GS</sub> 0, and the channel voltage variations.




Figure 2.3:Gate to channel space charge regions and I–V characteristics for minor V<sub>DS</sub> values and for (a)Zero gate voltage, (b)Small oppositebiased gate voltage, and (c)A gate voltage to achieve pinchoff.

Figure 2.4a is a copy of Figure 2.3a for zero gate voltage and a little channel voltage. As the channel voltage assembles (positive), the gate to-channel pn crossing point winds up upset uneven near the channel terminal with the objective that the space charge region widens further into the channel. The channel is basically a resistor, and the compelling channel obstruction increments as the space charge area broadens; thusly, the inclination of the  $I_D$  versus  $V_{DS}$  trademark lessens as showed up in figure 2.4b. The compelling channel opposition presently shifts along the channel length and, since the channel current must be consistent, the voltage drop through the channel winds up subject to position.

In the event that the channel voltage increments added, the situation appeared in figure 2.4c be able tooutcome. The direct has been squeezed off at the channel terminal. Any further increment in channel voltage won't cause an expansion in channel current. The I – V trademark for this condition is additionally appeared in this figure. The channel voltage at pinchoffis implied as  $V_{DS}$  (sat). For  $V_{DS}$ > $V_{DS}$ (sat), the transistor is said to be in the drenching region and the channel current, for this ideal case, is free of  $V_{DS}$ . At first look, we may anticipate that the channel

current should go to zero when the direct progresses toward becoming squeezed off at the channel terminal, yet we will demonstrate why this does not occur.




Figure 2.4: Gate to channel space charge regions and I–V characteristics for zero gate voltage and for (a)A small drain voltage, (b)A larger drain voltage, and (c)A drain voltage to achieve pinchoff at the drain terminal.

Figure 2.5 demonstrates an extended perspective on the pinchoff district in the channel. The n channel and channel terminal are presently isolated by a space charge area, which has a length  $\Delta L$ . The electrons travel through the n channel from the source and are infused into the space charge district where, exposed to the E-field power, they are cleared through into the channel contact region. On the off chance that we accept that  $\Delta L \ll L$ , at that point the electric field in the N-channel area stays unaltered from the V<sub>DS(sat)</sub> case; the channel flow will stay consistent as V<sub>DS</sub> changes. When the transporters are in the channel district,




Figure 2.5: Expanded perspective on the space charge area in the channel for V<sub>DS</sub>>V<sub>DS</sub>(sat).

the channel current will be autonomous of  $V_{DS}$ ; along these lines, the gadget resembles a steady current source.

### 2.3 JFET Characteristics and the Transconductance Model

The JFET gate and channel source structure a pn intersection diode; a basic model of the JFET is appeared acceptable. In this model the source to deplete opposition relies upon the gate inclination. Under typical working conditions, the JFET gate is in every case contrarily one-sided with respect to the source, for example  $V_{GS} < 0$ . Thus, the diode is turn around one-sided, and the gate current is unimportant, in this way demonstrating  $I_S=I_D$ .

The JFET may wear out if the gate is positively biased.

This straightforward picture is the root of the names for the leads electrons enters the gadget through the Source, exit through the Drain, and are constrained by the Gate. Be that as it may, by show, We generally talk about positive current stream; therefore, however electrons

enter through the Source and go to the Drain, positive current streams from the Drain to the Source.




Figure 2.6: SimpleJFET.

Checking the inward diode between the gate and the channel source with a DMM is a decent, brisk method for deciding whether a JFET is working; the diode is normally extinguished in worn out JFETs.

The drain-source current is biggest when the gate source voltage VGS is zero, normally about 50mA. As VGS is made negative, the present abatements. At the point when the gate source voltage VGS achieves a basic esteem called the gate source squeeze off voltage VP, the channel current ID is cutoff totally; no present streams. (The squeeze off voltage is now and then called the cutoff voltage.) The estimation of VP relies upon the specific sort of JFET (and even changes generously between JFETs of a similar kind), however is commonly around -4 to-10V.Thus, as VGS is raised.




Figure 2.7: Transconductance JFET.

Towards 0V from the squeeze off voltage, current ID

begins to stream. A run of the mill plot of the present versus gate model voltage is appeared in figure 2.6 underneath left. Basic models of JFET execution foresee that the bend will be illustrative, especially close to the squeeze off voltage, yet genuine gadgets may contrast generously from this expectation. The present  $I_D$  will likewise rely upon  $V_{DS}$  as appeared in figure 2.7 beneath right. Two routines are clear in the figure: a low voltage "direct" routine where the yield current is straightly identified with  $V_{DS}$ , and an "immersion" area where the current is practically autonomous on  $V_{DS}$ . JFETs are as a rule, however not constantly utilized in the immersion area, and the following two models model this routine as it were.




Figure 2.8: JFET Gate Transfer CharacteristicFigure 2.9: JFET Output Characteristic.

## 2.3.1 Attributes OF JFET

There are two sorts of stationaryattributes

- 1) Outputordrain attribute and
- 2) Transfer attribute.

### 2.3.2 Output or drain Attribute

The twist pinchedamong channel current Ip and channel source voltage  $V_{DS}$  with gate to basis voltage  $V_{GS}$  as the restriction is known as the channel otherwise yield trademark. This trademark stays intently looking like specialist typical for a BJT:

(a) Drain Characteristic with Shorted Gate

The circuit outline for deciding the channel trademark with shorted-gatefor an N-direct JFET is given in figure. Also, the channel trademark with shorted-gate is appeared another figure.




Figure 2.10 :Drain Characteristics of JFET.

At first when channel source voltage  $V_{ns}$  is zero, there is no pulling in potential at the channel, so no present streams inspite of the way that the channel is completely open. This gives channel current  $I_p = 0$ . For little connected voltage  $V_{na}$ , the N-type bar goes about as a straightforward semiconductor resistor, and the channel current increments directly with the expansion in  $V_{ds}$ , up to the knee point. This district, (to one side of the knee point) of the bend is known as the channel ohmic area, on the grounds that in this locale the FET carries on like a standard regulator.

Through the expansion in channel current  $I_D$ , the ohmic voltage droplet among the basis and channel locale turn tendencies the gate intersection point. The turnaround biasing of the gate intersection point isn't uniform all through. The turnaround inclination is extra on the channel finale than that at the basis finish of the station, therefore with the extension in  $V_{ds}$ , the guiding piece of the channel begins to fix more at the channel end. At last, a voltage  $V_{ds}$  is come to at which the direct is crushed sour. The channel recent I<sub>D</sub> never again augments with the development in V<sub>ds</sub>. It methods a relentless inundation regard. The estimation of power V<sub>DS</sub> atwhich the redirect is pressed off, is known as the crush rottenpower V<sub>p</sub>. The crush rotten voltage V<sub>p</sub> not in all respects firmly portrayed happening the curve, wherever the channel current I<sub>D</sub> begins to nearrotten and accomplishes a relentless regard. After point a to the fact B the channel current I<sub>D</sub> increases with the development In voltage V<sub>ds</sub> behind an reverse square law.<sup>[8]</sup> The locale of the trademark where channel current I<sub>D</sub> remains truly reliable is known as the crush off region. It is in like manner a portion of the time called the submersion region or intensifier region. In this area the JFET capacities as a suffering present gadget since channel current (or yield current) stays in every way that really matters unsurprising. It is the traditional working locale of the Junction FET when utilized as an enhancer. The immediate present in the pound rotten district by  $V_{GS} = 0$  is proposed the channel basis involvement current  $I_{dss}$ .

It is to be seen that in the press off (or submersion) district the involve deterrent increments in degree to expand in  $V_{DS}$  as such keeps the channel current in every practical sense unwavering and the turnaround tendency required by the gate channel intersection point is given completely by the voltage drop over the divert obstruction in perspective on stream of  $I_{Dsg}$  and not by the outside propensity in light of the way that  $V_{GS} = 0$ 

Channel flow in the squeeze off area is given by Shockley's equation<sup>[9]</sup>

Where  $I_D$  is the channel current at a given gate source voltage  $V_{GS}$ ,  $I_{DSS}$  is the channel current with gate shorted to source and  $V_{GS}$  (0FF) is the gate source cut-off voltage.

If the channel source voltage, Vds is reliably extended, a stage comes when the gate channel crossing point isolates. Presently present augmentations all around rapidly. Also, the JFET might be decimated. This occurs in light of the way that the empower bearers making the drenching current by the gatestation convergence stimulate toward a rapid and harvest a heavy slide sway.

#### Channel Qualities with Outer Predisposition

The circuit drawing for choosing the channel traits with altered estimations of outside tendency is showed up in figure 2.11 then a gathering of channel features for altered estimations of gatebasis voltage  $V_{GS}$  is moreover assumed in this symbol.




Figure 2.11: Outside Bias Characteristic of Junction FET.

It is considered that to be the destructivegate inclination voltage is extended

(1) The best inundation direct recent reductions in light of the way that the main channel by and by advances toward decreasing.

(2) Crush rotten voltage is come to at a minor estimation of channel current  $I_D$  than while  $V_{GS} = 0$ . Right while an outside tendency of, state -1 V is associated among the gate and the basis, the gatestation convergences are pivot uneven despite while channel current,  $I_D$  is nil. From now on the reduction areas stay starting at now entering the channel somewhat when channel 1 basis voltage,  $V_{DS}$  is nil. In view of this motive, a more diminutive voltage dripbeside the station will grow the utilization areas to the factanywhere 1 they crush rotten the current. In this way, the press rotten voltage  $V_P$  is come to at a minor 1 channel current  $I_D$  while  $V_{GS} = 0$ .

(3) The ohmic area segment lessens.

(4) Estimation of channel basis voltage  $V_{DS}$  for the heavy slide analysis of the gate convergence stays lessened.

Estimation of channel basis voltage,  $V_{DS}$  for analysis with the extension in destructive tendency voltage is diminished in arrears to the manner in which that gatebasis voltage,  $V_{GS}$ savesaddition to the I pivot inclination on the convergence made through current stream. Thusly the most outrageous estimation of  $V_{DS}$  I that canister be associated with a FET remains the least voltage which reasons heavy slide analysis. It is furthermore experiential that through  $V_{GS} = 0$ ,  $I_D$  douses at  $I_{DSS}$ besides the trademark demonstrates  $V_P$ =4V. Right while an outside inclination of -1V stays associated, the gatestation crossing points still involve - 4V to attain press rotten. It infers that a 3V drip is by and by essentialbeside the stationin its place of the past 4.0V. Clearly, this drip of 3V be able to cultivated through a lower estimation of channel current, likewisewhile  $V_{GS} = -2V$  and -3V, crush rotten is practiced through 2V and 1V independently, beside the station. These drips of 2V and 1V stay, clearly, attainedthrough also diminished estimations of channel

currentI<sub>D</sub>. This one is furthermore experiential that while the gatebasis inclination is mathematically equivalenttoward press rotten voltage,  $V_P(-4V$  for this circumstance), no station drip is necessarythen, as needs be, channel current, I<sub>D</sub> is zero. The gate source inclination voltage required to decrease channel existing, I<sub>D</sub> to nil is relegated the gatebasis cutoff voltage,  $V_{GS/0FF}$  and, as explained,

Therefore for functioning of Junction FET trendy the crush rotten or dynamic territory the situation is key that the going with situations be satisfied.


 $V_P < V_{DS} < V_{DS(max)}$ 

 $V_{GS} < V_{GS} < 0$ 

 $0 < I_D < I_{DSS}$ 

### 2.3.3 Transfer Characteristic of JFET

The exchange trademark for a Junction FET be able to settled likely, protection channel basis voltage, V<sub>DS</sub> reliable besides choosing channel current, I<sub>D</sub>aimed atnumerous estimations of gatebasis voltage,  $V_{GS}$ . The circuit chart stays showed up in figure 2.12. The bend is designedamonggatebasis voltage, V<sub>GS</sub>besides channel current, I<sub>D</sub>, by way of outlined trendy 2.13. This onestays figure like the transconductance normal for a transistor. This one is seen that





(I) Drain current reductions with the expansion in negative gate source inclination

(ii) Drain current,  $I_D = I_{DSS}$  when  $V_{GS} = 0$ 

(iii) Drain current,  $I_D = 0$  when  $V_{GS} = V_D$ 

The exchange trademark can likewise be gotten from the channel trademark by noticing estimations of channel current,  $I_D$  relating to different estimations of gate source voltage,  $V_{GS}$  for a consistent channel source voltage and plotting them.

It might be noticed that a P-divert JFET works similarly and have the comparative attributes as an N-channel JFET aside from that channel bearers are gaps rather than electrons and the polarities of  $V_{GS}$  and  $V_{DS}$  are turned around.




Figure 2.13: Geometry-of-JFET.

In this attributes we can discover three regions,

1) The straight locale:

At this time the channel to basis voltage stays pretty much nothing then divert electric stream trendy practically relating toward the channel to basis voltage. Right while a optimistic channel to basis voltage stays associated, this voltage rises from nil to a little regard, the utilization locale sizecontinue pretty much nothing besideslower than this situation the semiconductor slab continues essentially similar a controller. Thusly, channel electric stream increases straightly with channel to source voltage.




Figure 2.14: Channel to sorce voltage.

ii) The inundation of the dynamic area:

At this time the channel electric stream stays essentially enduring and it isn't liable to the channel to basis voltage really. Right while the channel to basis voltage constant toward grow the stationconflictrises then in the end, the reduction territories chanceclose the direct to crush rotten the station. Past that crush rotten voltage, the channel, electric stream achieves submersion.

iii) The breakdown voltage:

Here the channel electric stream augments quicklythrough a little addition of the channel to source-voltage. In all actuality aimed at colossal estimation of channel to source-voltage, a analysis of the gate crossing point happens which effects a severe addition of the channel existing.

# 2.4 Junction FET as Switch

The crossing point arena sway transistor can be recycledfor example an automaticallyorganized change to resistor electric ability toward a capacity.

Junction FET's are usually on devices. They remain regularly inundated contraptions. Exactly when a turnaround tendency is associated amonggate and source, the fatigue zones of that

crossing point develop and crushing off the channel through which electric spilling occurs. Uncertainty the system is crushed the electric stream organizes not stream the rusedrivestay in killed situation.

Through this technique convergence pitch sway transistor be able torecycled as changes. Anyway nowadays their submission is old. An instance of Junction FET going about for example a switch then the looking at circuit is assumed underneath.





Figure 2.15: JFET Switch.

## 2.5 JFET Channel Pinch-off





In this press off zone the Gate voltage,  $V_{GS}$  controls the channel current and  $V_{DS}$  has no effect.

The result is that the FET shows dynamically like a voltage controlled resistor which has zero impediment when  $V_{GS} = 0$  and most outrageous "ON" restriction ( $R_{DS}$ ) when the Gate voltage is negative. Under run of the mill working conditions, the JFET passage is for each situation oppositely uneven as for the source.

It is essential that the Gate voltage is never positive since on the off that it is all the channel current will stream to the Gate and not to the Source, the result is damage to the JFET. By then to close the channel:

- No Gate Voltage  $(V_{GS})$  and  $V_{DS}$  is expanded from zero.
- No V<sub>DS</sub> and Gate control is diminished contrarily from zero.
- V<sub>DS</sub> and V<sub>GS</sub> fluctuating.

The P-channel Intersection Field Impact Transistor works precisely equivalent to the N-channel above, with the accompanying exemptions:

- 1). Channel current is sure because of gaps,
- 2). The extremity of the biasing voltage should be switched.

The yield qualities of an N-channel JFET with the gate short-circuited to the source is given as:




Figure 2.17: JFET Model




Figure 2.18: Output characteristic V-I curve of a classicJFET.

The voltage  $V_{GS}$  connected to the Gate controls the present streaming between the Channel and the Source terminals.  $V_{GS}$  alludes to the voltage connected between the Gate and the Source while  $V_{DS}$  alludes to the voltage connected between the Channel and the Source.

Since an Intersection Field Impact Transistor is a voltage controlled gadget, "NO present streams into the gate!" at that point the Source current ( $I_S$ ) streaming out of the gadget rises to the Channel current streaming into it and along these lines ( $I_D = I_S$ ).

The attributes bends precedent appeared, demonstrates the four changed areas of activity for a JFET and these are given as:

- Ohmic District When  $V_{GS} = 0$  the exhaustion layer of the channel is extremely little and the JFET demonstrations like a voltage controlled resistor.
- Cut-off Area This is otherwise called the squeeze off district were the Gate voltage, V<sub>GS</sub> is adequate to make the JFET go about as an open circuit as the channel obstruction is at most extreme.
- Saturation or Dynamic District The JFET turns into a decent conductor and is constrained by the Gate Source voltage,  $(V_{GS})$  while the Channel Source voltage,  $(V_{DS})$  has almost no impact.
- Breakdown District The voltage between the Channel and the Source,  $(V_{DS})$  is sufficiently high to makes the JFET's resistive channel separate and pass uncontrolled most extreme current.

The qualities bends for a P-channel intersection field impact transistor are equivalent to those above, then again, actually the Channel current  $I_D$  diminishes with an expanding positive Gate Source voltage,  $V_{GS}$ .

The Channel current is zero when  $V_{GS} = V_P$ . For ordinary task,  $V_{GS}$  is one-sided to be somewhere close to  $V_P$  and 0. At that point we can figure the Channel current,  $I_D$  for some random inclination point in the immersion or dynamic district as pursues:

Channel current in the dynamic district.

$$I_{\text{D}} = I_{\text{DSS}} \left[ 1 - \frac{V_{\text{GS}}}{V_{\text{P}}} \right]^2$$

Note that the estimation of the Channel current will be between zero (squeeze off) and  $I_{DSS}$  (most extreme current). By knowing the Channel current  $I_D$  and the Channel Source voltage  $V_{DS}$  the opposition of the channel ( $R_{DS}$ ) is given as:

Channel Source Channel Opposition.

$$\mathsf{R}_{\mathsf{DS}} = \frac{\Delta \,\mathsf{V}_{\mathsf{DS}}}{\Delta \,\mathsf{I}_{\mathsf{D}}} = \frac{1}{\mathsf{g}_{\mathsf{m}}}$$

Where: gm is the "transconductance gain" since the JFET is a voltage controlled gadget and which speaks to the rate of progress of the Channel current as for the adjustment in Gate Source voltage.

#### 2.6 N-channel JFET




Figure 2.19: N-Chanel Junction FET.

A semiconductor slab of N-type solid is reserved then ohmic connections tayready on each completes of the slab. Stations are carried out since these ohmic interactions and called for example channel and basis as appeared trendy the figure underneath. Arranged the different wings of the N-type semiconductor slab, vivaciously drugged P-type locales remain framed to make a pn union point. Mutually these P-type locales are related organized by techniques for ohmic connections then the section station is carried obtainable as observed underneath. Character underneath shows the n-channel and P-channel Junction FET through pictures. The stagger on the gate demonstrates the course of the stream. Current encounters the distance of the N-type slab in light of lion's offer charge passes on which for this condition remain electrons. Precisely while a voltage stays associated among the double terminations, a present which be located passed on through the bigger part transporters electrons streams beside the size of a slab. The supernatural part transporters arrive the slabover the basisstationthen leave over the channel station. The unequivocally doped zones of the N-type slab are identified such as the gate.

The gatebasis affiliations is turnaround is uneven therefore use regions from which stretch out toward the slabthroughvarying portal to begin voltage appropriate fractious sectional zone reduces through the most remote motivation behind the gate to start voltage.

## 2.7 P-channel Junction EFT




Figure 2.20: P-Channel JEFT.

P-channel Junction FET comprises a P-type Si(silicon) or GaAs. Different wings of the slabstays seriously drugged with n-type contaminating impacts. Right while a voltage remains associated among the double terminations, an electric stream which is passed on by the predominant part conveyor holes stream beside the distance of a slab.

The gatebasis intersection stays switch one-sided subsequently consumption districts structure, which reach out toward the slabthrough changing gate to stretch out to basis voltage the exhaustion sizebe able toorderly. The powerful irritable sectional region diminished by expanding opposite predisposition, as a result the channel electric flow remains the capacity of the gate to basis voltage.

### 2.8 Biasing of Junction FET

The gatetoward basis pn intersection of a JFET is constantly switch one-sided and source voltage is given over the channel to basis terminal.




Figure 2.21: Biasing of JFET

### 2.9 Operation of JunctionFET

Undertaking with gate to premise voltage = 0 ,Uncertainty a n-channel Junction FET is uneven such as explained overhead then the gate to premise voltage is held nil, due to the optimistic channel to premise voltage couple of electrons, which remain available on behalf of transmission trendy the n-type strong will start spilling out of the tight area from premise to drain. This current is named as channel current. The channel takes almost constrained obstacle it will reason about voltage drop over the channel. Along these lines the depletion area of the pn crossing point starts growing and enters extra keen on the n-type strong by way of it is delicately fixed. As a result of this the size of the frequency available for transmission is lessened. The penetration of the utilization region keen on the n-type region depends upon the modify inclination voltage. Most extraordinary channel electric stream  $I_D$  (MAX) will course over the gadget, while the frequency remains vastest for instance exactly when VGS is zero.




Figure 2.22: Activity of Intersection Field Effect Transistor.

Movement throughundesirablegate to basis voltage by way of a undesirable voltage remains associated with the gate to basis pn crossing point the utilization zone augmentations and invasion of the reduction district keen on the n-type frequencymore additions. In case the destructivegate to basis voltage stays furthermore extended the fatigue sectionranges progressively increasingly confidential the n-type slab. Outstandingtoward this fewer and feweramount of charge passesbe able to adhere to the procedure then the channel electric stream decreases. Along these lines through augmentation in destructivegate to basis voltage channel electric stream diminishes. At a particular estimation of this voltage the utilization district from both the terminations will addition and get in touch with each other and the channel electric stream is finish is named as  $V_{GS}$ . As watched the  $V_{GS}$  controls  $I_D$ . From this time forward, Junction FET remains a voltage orderly device. The association among  $I_D$  and  $V_{GS}$  remainsspecified by Shockley's condition

$$I_D = I_{D(MAX)} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$

Wherever,  $V_P$  remains the squeeze off voltage, which is the estimation of channel to basis  $V_{DS}$  at which, channel electric flow achieves its steady immersion esteem. Any further increment in  $V_{DS}$  does not influence  $I_D$ .

#### 2.10 Ideal Dc Current–Voltage Relationship—Depletion Mode JFET

The inference of the perfect current–voltage connection of the JFET is to some degree dull, and the subsequent conditions are unwieldy close by counts. Before we experience this determination, think about the accompanying articulation, which is a decent estimate to the I–V attributes when the JFET is one-sided in the immersion district. This condition is utilized widely in JFET applications and is given by

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^2 \tag{2.1}$$

Where  $I_{DSS}$  remains the immersion current, while  $V_{GS}=0$ . Toward the finish of this area, we look at the guess given by Condition (2.1) and the perfect current–voltage condition that we have determined.

#### 2.11 Velocity Saturation Effects

We have seen that the float speed of a bearer in silicon immerses with expanding electric field. This speed immersion impact suggests that the versatility is definitely not a consistent. For exceptionally short channels, the bearers can without much of a stretch achieve their immersion speed, which changes the I–V qualities of the JFET.




Figure 2.23: Cross segment of JFET indicating carrier velocity and space charge width saturation effects.

Figure 2.23 demonstrates the channel district with a connected channel voltage. As the channel limits at the channel terminal, the speed of the bearer's increments since the current through the channel is steady. The bearer's first immerse at the channel end of the channel. The consumption district will achieve an immersion thickness, so we can compose

$$I_{D1}(\text{sat}) = eN_d v_{\text{sat}}(a - h_{\text{sat}})W$$
 (2.2)

Where  $v_{sat}$  is the immersion speed and  $h_{sat}$  is the immersion exhaustion width. This immersion impact happens at a channel voltage littler than the  $V_{DS(sat)}$  esteem decided beforehand. The two  $I_{DS(sat)}$  and  $V_{DS(sat)}$  will be littler than recently determined.




Figure 2.24: Normalized I<sub>D</sub> versus V<sub>DS</sub> plots for a constant mobility and field-dependent mobility.


Figure 2.24 shows standardized plots of  $I_D$  versus  $V_{DS}$ . Figure 2.24(a) is for the instance of a steady versatility and Figure 2.24(b) is for the instance of speed immersion. Since the I–V attributes change when speed immersion happens, the transconductance will likewise change—the transconductance will decrease; subsequently, the successful addition of the transistor diminishes when speed immersion happens.

#### 2.12Subthreshold and Gate Current Effects

The subthreshold current remains the frequency current in the JFET that exists when the gate voltage is beneath the pinchoff or edge esteem.

The subthreshold conduction is appeared in figure 2.25. At the point when the JFET is one-sided

in the immersion locale, the channel current differs quadratically with gate to-source voltage. At the point when  $V_{GS}$  is underneath the edge esteem, the channel current changes exponentially with gate tosource voltage. Close edge, the sudden exhaustion estimation does not precisely show the channel locale: An increasingly point by point potential profile in the space charge area must be utilized. Be that as it may, these estimations are past the extent of this section. At the point when the gate voltage is roughly 0.5 to 1.0 V beneath edge in a N-channel MESFET,<sup>[10]</sup> the channel current achieves a base esteem and after that gradually increments as the gate voltage diminishes. The channel current in this locale is the gate spillage current.






Figure 2.26: Estimated drain current versus V<sub>GS</sub> for a GaAs MESFET showing the normal drain current, subthreshold current, and gate leakage current.

Figure 2.26 is a plot of the channel current versus  $V_{GS}$  for the three areas of gate voltage. The bend shows that the channel current turns out to be little beneath edge, yet isn't zero. The base channel current may should be represented in low-control circuit applications.

# 2.13 Benefits AND Bad marks OF JFETS

Intersection field effect transistors consolidate a few benefits of together regular transistors and spacechambers. A portion of these remain identified beneath:

- 1. It's task relies on the progression of greater part transporters just, it is, subsequently, a unipolar (one kind of bearer) gadget. Then again in a customary transistor, both lion's share and minority transporters participate in conduction and accordingly, a common transistor is now and again called the bipolar transistor. The vacuum tube is another case of a unipolar gadget.
- 2. It is more straightforward to create, littler in size, rough in development and has longer life and higher productivity. Less complex to manufacture in IC structure and space necessity is likewise lesser.
- 3. It takes a great data impedance (of the solicitation of 100 M Q), since its data circuit (gate to source) is rearrange uneven, hence permits abnormal state of detachment between the data and the yield circuits. In any case, the data circuit of a standard transistor is onward uneven and, henceforth, a typical transistor has uninformed impedance.
- 4. It passes on uncommonly minimal current by virtue of the switch uneven gate and, thusly, it works basically like a vacuum tube where control cross section (contrasting with the gate in JFET) passes on staggeringly minimal present and data powerpanels the yield current. This remains the motive that Junction FET remainsfundamentally a voltage ambitiousmaneuver.
- 5. An standard transistor utilizes a current keen on it's immoralon behalf of administrative a monstrous current among gatherer then creator anyway in a Junction FET voltage arranged the gate station is utilized for administrative the frequency. Thusly a customary transistor increment is delineated through current development while the Junction FET expansion is portrayed as the transconductance(the degree of channel current and door premise voltage).

- 6. Junction FET takes no assembly comparable an ordinary transistor and the transmission is over mass strong current transporters that don't cross intersection focuses. Along these lines the normal rattle of chambers (attributable to great temperature activity) in addition that of ordinary transistors (inferable from combination changes) is absent in JFET.
- 7. It is generally invulnerable to radiation.
- 8. It has negative temperature coefficient of obstruction and, in this manner, has better warm security.
- 9. It has high power gain and, in this way, the need of utilizing driver stages is wiped out.
- 10. It displays no counterbalanced voltage at zero channel current and, along these lines, makes an astounding sign chopper.
- 11. It has square law qualities and, along these lines, it is helpful in the tuners of radio and Television inputs.
- 12. It has a high-recurrence reaction.

# **CHAPTER 3**

## Conclusion

### **3.1 Conclusion**

The Metal–Oxide–Semiconductor Field-Effect Transistor (MOSFET) and Junction Field-Effect Transistor (JFET). Recently, most of these issues have been overcome, and many academic studies now focus on evaluating the performance of MOSFET and JFET power device structures. Among these devices, MOSFET and JFET present some drawbacks for the industry. The first one is a current controlled device, while the second is a normally on device. These characteristics are in opposition with industry standards, which prefer devices with high input impedance (voltage controlled) and which remain in the off state in the case of driver failure. As a result, the MOSFET and JFET are the most attractive device structure.the successfully discussion indicated that an energy band diagram with the MOSFET p type and n type semiconductor substrate. The two major part of the MOSFET enhancement mode and depletion mode. 1.5 We are successfully prove that threshold voltage. The threshold voltage  $V = V_T$ , comparing to the beginning of the strong inversion. The threshold voltage will be inferred as far as the electrical and geometrical

properties of the MOS capacitor. Its origin of Subthreshold CMOS advantages, are discussed. The threshold voltage drift of the MOSFET is, a priori, due to the carrier injection and trapping at the SiO2/SiC interface, or in the oxide. This injection depends on the polarity of the voltage applied at the gate, as well as on the application time. The tests realized with the MOSFET channel always in the off-state show a large decrease of the threshold voltage.considered the characteristics and operation of the junction field-effect transistor. The idea of the field-impact wonder was the reason for the first proposed strong state transistor. In particular, the robustness of the selected JFET is investigated precisely in order to identify the limit of destructing the devices. 2.4 We discussed about the JFET act as the main switching device. The switch is controlled by a protection device. Estimation of channel basis voltage  $V_{DS}$  for the heavy slide analysis of the gate convergence stays lessened. 2.5 We also discussed about the pinch off voltage, in this pinch-off zone the Gate voltage,  $V_{GS}$  controls the channel current and  $V_{DS}$  has no effect. The result is that the FET shows dynamically like a voltage controlled resistor which has zero impediment when  $V_{GS} = 0$  and most outrageous "ON" restriction ( $R_{DS}$ ) when the Gate voltage is negative.

# REFERENCES

[1] Donald A. Neamen. SEMICONDUCTOR PHYSICS & DEVICES: BASIC PRINCIPLES, FOURTH EDITION.University of New Mexico

[2] S. M. Sze and Kwok K. Ng . Physics of Semiconductor Devices Third Edition. National Chiao Tung University Hsinchu, Taiwan, MVC (a subsidiary of ProMOS Technologies, Taiwan) San Jose, California.

[3] https://electricalfundablog.com/mosfet-working-types-applications-advantagesdisadvantages/

[4] A. Wang, B. H. Calhoun, and A. P. Chandrakasan, "Sub-threshold Design for ultra low-power systems." Springer. 2006.

[5] A. Wang, B. H. Calhoun, and A. P. Chandrakasan. "Origins of weak inversion (or subthreshold) circuit design." Sub-threshold Design for Ultra Low-power Systems. New York: Springer, 2006. [6] Grundmann, Marius (2010). The Physics of Semiconductors. Springer-Verlag. ISBN 978-3-642-13884-3.

[7] Junction Field-Effect Devices, Semiconductor Devices for Power Conditioning, 1982

[8]https://journals.aps.org/prl/abstract/10.1103/PhysRevLett.62.985

[9] William Shockley (Jul 1949). "The Theory of p-n Junctions in Semiconductors and p-n Junction Transistors". The Bell System Technical Journal. 28 (3): 435–489.. Equation 3.13 on page 454.

[10] Daring, R. B. "Subthreshold Conduction in Uniformly Doped Epitaxial GaAs MESFETs." IEEE Transactions on Electron Devices 36, no. 7 (July 1989), pp. 1264–1273.