DSpace Repository

An Adaptive Routing Algorithm for on-chip 2D Mesh Network with an Efficient Buffer Allocation Scheme

Show simple item record

dc.contributor.author Atik, Syeda Tanjila
dc.contributor.author Imran, M.M.
dc.contributor.author Mahi, Julkar N
dc.contributor.author Jeba, Jenia A
dc.contributor.author Chowdhury, Z I
dc.contributor.author Kaiser, M S
dc.date.accessioned 2019-05-11T06:38:59Z
dc.date.accessioned 2019-05-27T09:59:33Z
dc.date.available 2019-05-11T06:38:59Z
dc.date.available 2019-05-27T09:59:33Z
dc.date.issued 2018-09-20
dc.identifier.isbn 978-1-5386-4776-9
dc.identifier.uri http://hdl.handle.net/20.500.11948/3549
dc.description.abstract Network-on-Chip (NoC) is thought to be an effective packet-switched on chip arrangement for System-on-Chip (SoC) paradigm. Using router in a NoC, higher throughput is facilitated which is desirable for dealing with the difficulty of current systems. For proper usage of the communication bandwidth and to diminish transportation delay, an intelligent routing mechanism is required. Also a proper buffer management is essential to reduce packet drops and area overhead. Several routing algorithms and buffering techniques are proposed so far. In this paper, we propose a modified XY routing algorithm coupled with an on-demand buffer allocation concept for a mesh on-chip network and compare the performance of our algorithm with other frequently used algorithm named as Odd-Even and DyAD routing. Simulation results indicate that the proposed algorithm achieves better performance than traditional XY-routing and other algorithms in terms of latency and throughput. Again, the effect of using different number of virtual channels in the router buffer is also studied here. en_US
dc.language.iso en_US en_US
dc.publisher IEEE en_US
dc.subject Routing en_US
dc.subject Bandwidth en_US
dc.subject Throughput en_US
dc.subject Two dimensional displays en_US
dc.subject Simulation en_US
dc.subject System-on-chip en_US
dc.subject Topology en_US
dc.title An Adaptive Routing Algorithm for on-chip 2D Mesh Network with an Efficient Buffer Allocation Scheme en_US
dc.type Other en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Browse

My Account